Published in Systolic Array Processors
نویسندگان
چکیده
We present an overview of a prototype system based on a functional language for developing regular array circuits. The features of a simulator, oorplanner and expression transformer are discussed and illustrated.
منابع مشابه
Orbital Systolic Algorithms and Array Processors for Solution of the Algebraic Path Problem
The algebraic path problem (APP) is a general framework which unifies several solution procedures for a number of well-known matrix and graph problems. In this paper, we present a new 3-dimensional (3D) orbital algebraic path algorithm and corresponding 2-D toroidal array processors which solve the n × n APP in the theoretically minimal number of 3n time-steps. The coordinated time-space schedu...
متن کاملTransforming Dependence Graphs into Signal Flow Graphs During Systolic Array Processors Design
The algorithm for the transformation of Dependence Graphs, DGs, into Signal Flow Graphs, SFGs, during the design of Systolic Array Processors, SAPs, is presented. The transformation is a complex process, employing task scheduling, projection and the formation of recursive surfaces, i.e., hyperplanes corresponding to simultaneously executed processes during a common clock phase. A matrix method ...
متن کاملLinear Algebra in One-Dimensional Systolic Arrays
Frequently used problems of linear algebra, such as the solution of linear systems, triangular decomposition and matrix multiplication, are computationally extensive. To increase the speed, those problems should be solved with systolic structures, where many processors are used concurrently to compute the result. Since two-dimensional array of processors is very consumptive, considering space a...
متن کاملDesign of Optimal Array Processors for Two-Step Division-Free Gaussian Elimination
The design of array processors for solving linear systems using two-step division-free Gaussian elimination method is considered. The two-step method can be used to improve the systems based on the one-step method in terms of numerical stability as well as the requirements for high-precision. In spite of the rather complicated computations needed at each iteration of the two-step method, we dev...
متن کاملSystolic and Semi-Systolic Multiplier
Systolic arrays are a family of parallel computer architectures capable of using a very large number of processors simultaneously for important computations in applications such as scientific computing and signal processing. Systolic array architecture has contains 1 full adder and the latency with m per cell while semi-systolic array architecture has contains m/2 latency. The proposed multipli...
متن کامل